Multiple Design Rules (Specifically Space) For A Single Net
Is there any method for setting up multiple design rules for a single net? For instance, I'm trying route USB 2.0 signal lines (D+/D-) to a BGA part. From the USB connector to the BGA, I'd like to have one set of trace width/space, in order to create a transmission line (coupled microstrip?). However, once I get to the BGA, I need to slip one of the USB 2.0 lines in between some pads, which requires a small trace/space setting. I know I can set up some "generic" trace widths, but I can't find anywhere that would let me set up generic "trace spaces."
I've somewhat overcome the problem by setting up the Nets under one Design Rule, drawing that portion, and then moving the Nets to a second Design Rule and finishing the trace. This does appear to work, though I'm assuming it will throw errors when I try to run a DRC? I'm not sure if there's a better way to do this, or if anyone else even really has this problem.
Thanks!
Question information
- Language:
- English Edit question
- Status:
- Invalid
- For:
- KiCad Edit question
- Assignee:
- No assignee Edit question
- Solved by:
- Seth Hillbrand
- Solved:
- Last query:
- Last reply: